


Векторизация и Roofline анализ приложений с помощью Intel® Advisor XE 2017

Дмитрий Петунин

Векторные операции (SIMD)

```
for(i = 0; i <= MAX; i++)  
    c[i] = a[i] + b[i];
```



VECTOR REGISTERS IN INTEL ARCHITECTURES


AVX2
16 vector
registers



8x floats

4x doubles

AVX512
32 vector
registers



16x floats

8x doubles

- More and wider vector registers
- Masked vector instructions
- High-accuracy approximate reciprocal instructions

Без векторизации




Используйте весь параллелизм



| Intel Advisor XE: | Threading | Vectorization |
|-------------------|-----------|---------------|
| | ✓ | ✓ |

Каков потенциал?



Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more information go to

Различные способы векторизации



Code the Future

Различные способы векторизации



Code the Future

Пример vec/v0.cpp

```
void foo(int *A, int N, int n)
{
    int i;

    for (i=N; i<n+N; i++) {
        A[i] = A[i] + A[i-N];
    }
}
```

Code the Future

Пример vec/v0.cpp

```
void foo(int *A, int N, int n)
{
    int i;
#pragma omp simd safelen(4)
    for (i=N; i<n+N; i++) {
        A[i] = A[i] + A[i-N];
    }
}
```

Code the Future

Пример vec/v01.cpp

```
short sum(float *A, int n)
{
    int i, x = 0, xt = 0, N;

    for (i=0; i<n; i++) {
        xt = x + A[i]*2;
        x = xt + N;
    }
    return x;
}
```

Code the Future

Пример vec/v01.cpp

```
short sum(float *A, int n)
{
    int i, x = 0, xt = 0, N;

#pragma omp simd reduction(+:x)
    for (i=0; i<n; i++) {
        xt = x + A[i]*2;
        x = xt + N;
    }
    return x;
}
```

Code the Future

В чём проблема?

001001100100
001010001100
001101000100
011010001100
011010001100

В чём проблема?

ЗАВИСИМОСТИ ПО ДАННЫМ

```
DO I = 1, N  
    A(I+1) = A(I) + B(I)  
ENDDO
```

В чём проблема?

Зависимости по данным

```
DO I = 1, N
    A(I+1) = A(I) + B(I)
ENDDO
```

Вызов функции

```
for (i = 1; i < nx; i++) {
    x = x0 + i * h;
    sumx = sumx + func(x, y, xp);
}
```

В чём проблема?

Зависимости по данным

```
DO I = 1, N
    A(I+1) = A(I) + B(I)
ENDDO
```

Вызов функции

```
for (i = 1; i < nx; i++) {
    x = x0 + i * h;
    sumx = sumx + func(x, y, xp);
}
```

Возможные зависимости

```
void scale(int *a, int *b)
{
    for (int i = 0; i < 1000; i++)
        b[i] = z * a[i];
}
```

В чём проблема?

ЗАВИСИМОСТИ ПО ДАННЫМ

```
DO I = 1, N  
    A(I+1) = A(I) + B(I)  
ENDDO
```

ВЫЗОВ ФУНКЦИИ

```
for (i = 1; i < nx; i++) {  
    x = x0 + i * h;  
    sumx = sumx + func(x, y, xp);  
}
```

Возможные зависимости

```
void scale(int *a, int *b)  
{  
    for (int i = 0; i < 1000; i++)  
        b[i] = z * a[i];  
}
```

Переменное число итераций

```
struct _x { int d; int bound; };  
  
void doit(int *a, struct _x *x)  
{  
    for(int i = 0; i < x->bound; i++)  
        a[i] = 0;  
}
```

В чём проблема?

ЗАВИСИМОСТИ ПО ДАННЫМ

```
DO I = 1, N  
    A(I+1) = A(I) + B(I)  
ENDDO
```

ВЫЗОВ ФУНКЦИИ

```
for (i = 1; i < nx; i++) {  
    x = x0 + i * h;  
    sumx = sumx + func(x, y, xp);  
}
```

Возможные зависимости

```
void scale(int *a, int *b)  
{  
    for (int i = 0; i < 1000; i++)  
        b[i] = z * a[i];  
}
```

Переменное число итераций

```
struct _x { int d; int bound; };  
  
void doit(int *a, struct _x *x)  
{  
    for(int i = 0; i < x->bound; i++)  
        a[i] = 0;  
}
```

Неравномерные доступ к памяти

```
for (i=0; i<N; i++)  
    A[B[i]] = C[i]*D[i]
```

В чём проблема?

ЗАВИСИМОСТИ ПО ДАННЫМ

```
DO I = 1, N  
    A(I+1) = A(I) + B(I)  
ENDDO
```

ВЫЗОВ ФУНКЦИИ

```
for (i = 1; i < nx; i++) {  
    x = x0 + i * h;  
    sumx = sumx + func(x, y, xp);  
}
```

Возможные зависимости

```
void scale(int *a, int *b)  
{  
    for (int i = 0; i < 1000; i++)  
        b[i] = z * a[i];  
}
```

Переменное число итераций

```
struct _x { int d; int bound; };  
  
void doit(int *a, struct _x *x)  
{  
    for(int i = 0; i < x->bound; i++)  
        a[i] = 0;  
}
```

Неравномерные доступ к памяти

```
for (i=0; i<N; i++)  
    A[B[i]] = C[i]*D[i]
```


Внешний цикл

```
for(i = 0; i <= MAX; i++) {  
    for(j = 0; j <= MAX; j++) {  
        D[i][j] += 1;  
    }  
}
```

Vectorization today

```
#pragma omp simd reduction(+:....)
for(p=0; p<N; p++) {
    // Blue work
    if(...) {
        // Green work
    } else {
        // Red work
    }
    while(...) {
        // Gold work
        // Purple work
    }
    y = foo (x);
    Pink work
}
```

- Two fundamental problems
- ✓ Data divergence
 - ✓ Control divergence



Increasing need for user guided explicit vectorization
Explicit vectorization maps threaded execution to SIMD hardware

5 Steps to Efficient Vectorization - Vector Advisor

(part of Intel® Advisor, Parallel Studio, Cluster Studio 2016)

1. Compiler diagnostics + Performance Data + SIMD efficiency information

| Function Call Sites and Loops | Self Time | Total Time | Compiler Vectorization |
|---|-----------|------------|------------------------|
| [[loop in runForall_lambda_loops]] | 0.094s | 0.094s | Scalar |
| [[loop in runForall_lambda_loops]] | 0.140s | 3.744s | Scalar |
| [[V [loop in std::Complex_base<double,struct _C_double_complex>::...]]] | 0.031s | 0.031s | Vectorized (Body!) |

Vectorized SSE/ SSE2 loop processing Float32; Float64 data type
Pealed loop; loop stats were reordered

| Loop Type | Why No Vectorization? |
|-----------|--|
| Scalar | vector dependence prevents vectorization |
| Scalar | inner loop was already vectorized |

2. Guidance: detect problem and recommend how to fix it

Issue: Pealed/Remainder loop(s) present

All or some source loop iterations are not executing in the kernel loop. Improve performance by moving source loop iterations from peeled/remainder loops to the kernel loop. Read more at [Vector Essentials, Utilizing Full Vectors...](#)

Recommendation: Align memory access

Projected maximum performance gain: High
Projection confidence: Medium

3. "Accurate" Trip Counts + FLOPs: understand utilization, parallelism granularity & overheads

| Total Time | Trip Counts |
|------------|---|
| 3.151s | 1 Median ▲ Min 1 Max 3.1509s Iteration Duration 1 Call Count 1 |
| 0.440s | 1 Median ▲ Min 1 Max 0.440s Iteration Duration < 0.0001s Call Count 2408000 |
| 0.010s | 1 Median ▲ Min 1 Max 0.010s Iteration Duration < 0.0001s Call Count 207596 |
| 0.010s | 2 Median ▲ Min 1 Max 0.010s Iteration Duration < 0.0001s Call Count 1173619 |
| 0.010s | 3 Median ▲ Min 1 Max 0.010s Iteration Duration < 0.0001s Call Count 1312315 |

SIZE*sizeof(float), 32;

4. Loop-Carried Dependency Analysis

Problems and Messages

| ID | Type | Site Name | Sources | Modules | State |
|----|------------------------------|-----------|--------------------|---------|-----------------|
| P1 | Parallel site information | site2 | dqtst2.cpp | dqtst2 | ✓ Not a problem |
| P2 | Read after write dependency | site2 | dqtst2.cpp | dqtst2 | ✗ New |
| P3 | Read after write dependency | site2 | dqtst2.cpp | dqtst2 | ✗ New |
| P4 | Write after write dependency | site2 | dqtst2.cpp | dqtst2 | ✗ New |
| P5 | Write after write dependency | site2 | dqtst2.cpp | dqtst2 | ✗ New |
| P6 | Write after read dependency | site2 | dqtst2.cpp | dqtst2 | ✗ New |
| P7 | Write after read dependency | site2 | dqtst2.cpp; idle.h | dqtst2 | ✗ New |

5. Memory Access Patterns Analysis

| Site Name | Site Function | Site Info | Loop-Carried Dependencies | Strides Distribution | Access Pattern |
|---------------|---------------|---------------------|---------------------------|--------------------------|--------------------------|
| loop_site_203 | runRawLoops | runRawLoops.cxx1063 | ✗ RAW:1 | No information available | No information available |
| loop_site_139 | runRawLoops | runRawLoops.cxx622 | No information available | 39% / 36% / 25% | Mixed strides |
| loop_site_160 | runRawLoops | runRawLoops.cxx925 | No information available | 100% / 0% / 0% | All unit strides |

Memory Access Patterns

| ID | Stride ▾ | Type | Source | Modules | Alignment |
|-----|---|-----------------|--------------------|------------|-----------|
| P22 | 0; 0; 1 | Unit stride | runRawLoops.cxx537 | lcalcs.exe | |
| P23 | 0; 0 | Unit stride | runRawLoops.cxx538 | lcalcs.exe | |
| P30 | -1575; -63; -26; -25; -1; 0; 1; 25; 26; 63; 2164801 | Variable stride | runRawLoops.cxx528 | lcalcs.exe | |

626 i1 = 64-1;
627 j1 = 64-1;
628 p[iip][2] += b[j1][1];

2

Optimization Notice

1

Диагностика SIMD циклов

Where should I add vectorization and/or threading parallelism? Intel Advisor XE 2016

Summary Survey Report Refinement Reports Annotation Report Suitability Report

Elapsed time: 54.4s Vectorized Not Vectorized FILTER: All Modules All Sources

| Function Call Sites and Loops | Vector Issues | Self Time | Total Time | Trip Counts | Loop Type | Why No Vectorization? | Vectorized Loops | | |
|---|-----------------------------|-----------|------------|-------------|-------------------|-------------------------------|------------------|------------|-------------|
| | | | | | | | Vector... | Efficiency | Vector L... |
| i> [loop at stl_algo.h:4740 in std::tr... | | 0.170s | 0.170s | | Scalar | non-vectorizable loop ins... | | | |
| ✉ [loop at loopstl.cpp:2449 in s234_] | 1 ineffective peeled/rem... | 0.170s | 0.170s | 12; 4 | Collapse | Collapse | AVX | ~100% | 4 |
| ✉ [loop at loopstl.cpp:2449 in s... | | 0.150s | 0.150s | 12 | Vectorized (Body) | | AVX | | 4 |
| ✉ [loop at loopstl.cpp:2449 in s ...] | | 0.020s | 0.020s | 4 | Remainder | | | | |
| i> [loop at loopstl.cpp:7900 in vas... | | 0.170s | 0.170s | 500 | Scalar | vectorization possible but... | | | 4 |
| ✉ [loop at loopstl.cpp:3509 in s2 ...] | 1 High vector register ... | 0.160s | 0.160s | 12 | Expand | Expand | AVX | ~60% | 8 |
| ✉ [loop at loopstl.cpp:3891 in s279_] | 2 Ineffective peeled/rem... | 0.150s | 0.150s | 125; 4 | Expand | Expand | AVX | ~95% | 8 |
| ✉ [loop at loopstl.cpp:6249 in s414_] | | 0.150s | 0.150s | 12 | Expand | Expand | AVX | ~100% | 4 |
| i> [loop at stl_numeric.h:247 in std ...] | 1 Assumed dependency... | 0.150s | 0.150s | 49 | Scalar | vector dependence preve ... | | | |

Top Down Source Loop Assembly Assistance Recommendations Compiler Diagnostic Details

File: loopstl.cpp:3509 s273_

| Line | Source | Total Time | % | Loop Time | % |
|--|--|------------|---|-----------|---|
| 3504 fortime_ (&t1); | | | | | |
| 3505 i_1 = *ntimes; | | | | | |
| 3506 ✉ for (nl = 1; nl <= i_1; ++nl) | [loop at loopstl.cpp:3506 in s273_] Scalar Loop. Not vectorized: inner loop was already vectorized No loop transformations were applied | 0.010s | | 0.200s | |
| 3507 { | | | | | |
| 3508 i_2 = *n; | | | | | |
| 3509 ✉ for (i_ = 1; i_ <= i_2; ++i_) | [loop at loopstl.cpp:3509 in s273_] Vectorized AVX Loop processing Float32; Float64; Int32 data type(s) having Inserts; Extracts; Masked St | 0.010s | | 0.160s | |

Selected (Total Time): 0.010s

Optimization Notice

Диагностика SIMD циклов

Where should I add vectorization and/or threading parallelism? Intel Advisor XE 2016

Summary Survey Report Refinement Reports Annotation Report Suitability Report

Elapsed time: 54.44s Vectorized Not Vectorized FILTER: All Modules All Sources

| Function Call Sites and Loops | Vector Issues | Self Time | Total Time | Trip Counts | Loop Type | Why No Vectorization? | Vectorized Loops | | |
|---|-----------------------------|-----------|------------|-------------|-------------------|-------------------------------|------------------|------------|---------------|
| | | | | | | | Vectorizability | Efficiency | Vector Length |
| [loop at stl_algo.h:4740 in std::tr...] | | 0.170s | 0.170s | | Scalar | non-vectorizable loop ins... | | | |
| [loop at loopstl.cpp:2449 in s234_] | 1 ineffective peeled/rem... | 0.170s | 0.170s | 12; 4 | Collapse | Collapse | AVX | ~100% | 4 |
| [loop at loopstl.cpp:2449 in s... | | 0.150s | 0.150s | 12 | Vectorized (Body) | | AVX | | 4 |
| [loop at loopstl.cpp:2449 in s... | | 0.020s | 0.020s | 4 | Remainder | | | | |
| [loop at loopstl.cpp:7900 in vas... | | 0.170s | 0.170s | 500 | Scalar | vectorization possible but... | | | 4 |
| [loop at loopstl.cpp:3509 in s2... | 1 High vector register ... | 0.160s | 0.160s | 12 | Expand | Expand | AVX | ~60% | 8 |
| [loop at loopstl.cpp:3891 in s279_] | 2 Ineffective peeled/rem... | 0.150s | 0.150s | 125; 4 | Expand | Expand | AVX | ~95% | 8 |
| [loop at loopstl.cpp:6249 in s414_] | | 0.150s | 0.150s | 12 | Expand | Expand | AVX | ~100% | 4 |
| [loop at stl_numeric.h:247 in std... | 1 Assumed dependency... | 0.150s | 0.150s | 49 | Scalar | vector dependence preve... | | | |

Top Down Source Loop Assembly Assistance Recommendations Compiler Diagnostic Details

File: loopstl.cpp:3509 s273_

| Line | Source | Total Time | % | Loop Time | % |
|--|---|------------|---|-----------|---|
| 3504 fortime_ (&t1); | | | | | |
| 3505 i_1 = *ntimes; | | | | | |
| 3506 for (nl = 1; nl <= i_1; ++nl) | [loop at loopstl.cpp:3506 in s273_] Scalar Loop. Not vectorized: inner loop was already vectorized No loop transformations were applied | 0.010s | | 0.200s | |
| 3507 { | | | | | |
| 3508 i_2 = *n; | | | | | |
| 3509 for (i_ = 1; i_ <= i_2; ++i_) | [loop at loopstl.cpp:3509 in s273_] Vectorized AVX Loop processing Float32; Float64; Int32 data type(s) having Inserts; Extracts; Masked St... | 0.010s | | 0.160s | |

Selected (Total Time): 0.010s

Optimization Notice

Диагностика SIMD циклов

Is parallelism?

Suitability Report Intel Advisor XE 2016

All Modules All Sources

| Self Time ▾ | Total Time | Trip Counts | Loop Type | Why No Vectorization? | Vectorized Loops | | |
|-----------------|-----------------|-------------|--------------------------|---|------------------------|---------------------------------------|---------------|
| | | | | | Vectorization | Efficiency | Vector Length |
| 0.170s | 0.170s | | Scalar | <input checked="" type="checkbox"/> non-vectorizable loop ins ... | | | |
| 0.170s | 0.170s | 12; 4 | Collapse | Collapse | AVX | <div style="width: 100%;">~100%</div> | 4 |
| 0.150s | 0.150s | 12 | Vectorized (Body) | | AVX | | 4 |
| 0.020s | 0.020s | 4 | Remainder | | | | |
| 0.170s | 0.170s | 500 | Scalar | | | | 4 |
| 0.160s | 0.160s | 12 | Expand | Скалярный или векторный | Expand | <div style="width: 69%;">~69%</div> | 8 |
| 0.150s | 0.150s | 125; 4 | Expand | | AVX | <div style="width: 96%;">~96%</div> | 8 |
| 0.150s | 0.150s | 12 | Expand | | AVX | <div style="width: 100%;">~100%</div> | 4 |
| 0.150s | 0.150s | 49 | Scalar | <input checked="" type="checkbox"/> vector dependence preve ... | | | |

Диагностика SIMD циклов

Is parallelism?

Sion Report Suitability Report

Intel Advisor XE 2016

Self Time ▾ Total Time Trip Counts ▾ Loop Type Why No Vectorization? SIMD Loops

Scalar non-vectorizable loop ins ...

Collapse Collapse AVX ~100% 4

Vectorized (Body) AVX 4

Remainder but... 4

Scalar 4

Expand AVX ~69% 8

Expand AVX ~96% 8

Expand AVX ~100% 4

Scalar vector dependence preve ...

0.170s | 0.170s | 12; 4 | Scalar | Collapse | Collapse | AVX | ~100% | 4 |

0.170s | 0.170s | 12 | Vectorized (Body) | Collapse | Collapse | AVX | ~100% | 4 |

0.020s | 0.020s | 4 | Remainder | Collapse | Collapse | AVX | ~100% | 4 |

0.170s | 0.170s | 500 | Scalar | Expand | Expand | AVX | ~69% | 8 |

0.160s | 0.160s | 12 | Expand | Expand | Expand | AVX | ~96% | 8 |

0.150s | 0.150s | 125; 4 | Scalar | Expand | Expand | AVX | ~100% | 4 |

0.150s | 0.150s | 12 | Scalar | Expand | Expand | AVX | ~100% | 4 |

0.150s | 0.150s | 49 | Scalar | vector dependence preve ...

Тип инструкций

Скалярный или векторный

| Self Time ▾ | Total Time | Trip Counts ▾ | Loop Type | Why No Vectorization? | SIMD Loops | Efficiency | Vector L.. |
|-----------------|-----------------|---------------|-------------------|---|------------|-------------|------------|
| 0.170s | 0.170s | | Scalar | <input checked="" type="checkbox"/> non-vectorizable loop ins ... | | | |
| 0.170s | 0.170s | 12; 4 | <u>Collapse</u> | <u>Collapse</u> | AVX | ~100% | 4 |
| 0.150s | 0.150s | 12 | Vectorized (Body) | | AVX | | 4 |
| 0.020s | 0.020s | 4 | Remainder | | | | |
| 0.170s | 0.170s | 500 | Scalar | | | | |
| 0.160s | 0.160s | 12 | Expand | <u>Expand</u> | AVX | ~69% | 8 |
| 0.150s | 0.150s | 125; 4 | <u>Expand</u> | <u>Expand</u> | AVX | ~96% | 8 |
| 0.150s | 0.150s | 12 | <u>Expand</u> | <u>Expand</u> | AVX | ~100% | 4 |
| 0.150s | 0.150s | 49 | Scalar | <input checked="" type="checkbox"/> vector dependence preve ... | | | |

Диагностика SIMD циклов

Is parallelism?

Sion Report Suitability Report

Intel Advisor XE 2016

| Self Time | Total Time | Trip Counts | Loop Type | Why No Vectorization? | Vectorization | Efficiency | Vector Length |
|-----------------|-----------------|-------------|--------------------------|---|--------------------------|------------|---------------|
| 0.170s | 0.170s | | Scalar | <input checked="" type="checkbox"/> non-vectorizable loop ins ... | Collapse | | 4 |
| 0.170s | 0.170s | 12; 4 | Collapse | Collapse | AVX | | 4 |
| 0.150s | 0.150s | 12 | Vectorized (Body) | | AVX | | 4 |
| 0.020s | 0.020s | 4 | Remainder | | | | |
| 0.170s | 0.170s | 500 | Scalar | | | | |
| 0.160s | 0.160s | 12 | Expand | Expand | AVX | | 8 |
| 0.150s | 0.150s | 125; 4 | Expand | Expand | AVX | | 8 |
| 0.150s | 0.150s | 12 | Expand | Expand | AVX | | 4 |
| 0.150s | 0.150s | 49 | Scalar | <input checked="" type="checkbox"/> vector dependence preve ... | | | |

Тип инструкций

Длина вектора

Скалярный или
векторный

Диагностика SIMD циклов

Is parallelism?

Suitability Report

Intel Advisor XE 2016

| All Modules | All Sources | Self Time | Total Time | Trip Counts | Loop Type | Why No Vectorization? | Vectorization | Efficiency |
|-----------------|-----------------|-----------|------------|-------------|--------------------------|---|---------------|-------------|
| 0.170s | 0.170s | | | | Scalar | <input checked="" type="checkbox"/> non-vectorizable loop ins ... | | |
| 0.170s | 0.170s | 12; 4 | | | Collapse | Collapse | AVX | ~100% |
| | | 12 | | | Vectorized (Body) | | AVX | 4 |
| | | 4 | | | Remainder | | AVX | 4 |
| 0.170s | 0.170s | 500 | | | Scalar | | but... | 4 |
| 0.160s | 0.160s | 12 | | | Expand | | AVX | ~69% |
| 0.150s | 0.150s | 125; 4 | | | Expand | Expand | AVX | ~96% |
| 0.150s | 0.150s | 12 | | | Expand | Expand | AVX | ~100% |
| 0.150s | 0.150s | 49 | | | Scalar | <input checked="" type="checkbox"/> vector dependence preve ... | | |

Количество итераций

Тип инструкций

Длина вектора

Скалярный или векторный

Диагностика SIMD циклов

Intel Advisor XE 2016

Time parallelism?

Sion Report Suitability Report

Время ЦПУ Тип инструкций Длина вектора

Количество итераций Скалярный или векторный

| Self Time | Total Time | Trip Counts | Loop Type | Why No Vectorization? | Action | Efficiency | Vector Length |
|-----------------|-----------------|-------------|--------------------------|---|--------|------------|---------------|
| 0.170s | 0.170s | | Scalar | <input checked="" type="checkbox"/> non-vectorizable loop ins ... | | | |
| 0.170s | 0.170s | 12; 4 | Collapse | Collapse | AVX | ~100% | 4 |
| | | 12 | Vectorized (Body) | | AVX | | 4 |
| | | 4 | Remainder | | AVX | | 4 |
| 0.170s | 0.170s | 500 | Scalar | | | | |
| 0.160s | 0.160s | 12 | Expand | Expand | AVX | ~69% | 8 |
| 0.150s | 0.150s | 125; 4 | Expand | Expand | AVX | ~96% | 8 |
| 0.150s | 0.150s | 12 | Expand | Expand | AVX | ~100% | 4 |
| 0.150s | 0.150s | 49 | Scalar | <input checked="" type="checkbox"/> vector dependence preve ... | | | |

Диагностики в исходном коде

File: fractal.cpp:164 <lambda1>::operator()

| Line | Source | Total Time | % |
|------|--|------------|---|
| 163 | for (int x = x0; x < x1; ++x) { [loop at fractal.cpp:163 in <lambda1>::operator()] Scalar Loop. Not vectorized: outer loop was not auto-vectorized: consider using No loop transformations were applied | | |
| 164 | for (int y = y0; y < y1; ++y) { [loop at fractal.cpp:164 in <lambda1>::operator()] Scalar Loop. Not vectorized: vectorization possible but seems inefficient. Using Loop was unrolled by 2 | | |
| 165 | fractal_data_array[x - x0][y - y0] = calc_one_pixel(x, y, t); | 10.822s | |
| 166 | } | | |
| 167 | } | | |
| 168 | for (int y = y0, y_temp = 0; y < y1; ++y, ++y_temp) { | | |
| 169 | area.set_pos(0, y - y0); | | |
| 170 | for (int x = x0, x_temp = 0; x < x1; ++x, ++x_temp) { | | |
| 171 | area.put_pixel(fractal_data_array[x_temp][y_temp]); | | |
| 172 | } | | |
| 173 | } | 0.196s | |

Эффективность векторного цикла

| Loops | Vecto... | Efficiency ▲ | Estimated Gain | Vect... |
|--|----------|--------------|----------------|---------|
| [loop at lbpSUB.cpp:1280 in fPropagationS ...] | AVX | 13% | 0,53 | 4 |
| [loop at lbpGET.cpp:152 in fGetFracSite] | AVX | 30% | 2,38 | 8 |
| [loop at lbpGET.cpp:42 in fGetOneMassSite] | AVX | 36% | 2,86 | 8 |
| [loop at lbpGET.cpp:78 in fGetTotMassSite] | AVX | 36% | 2,86 | 8 |
| [loop at lbpGET.cpp:334 in fGetOneDirecSp ...] | AVX | 38% | 3,05 | 8 |
| [loop at lbpBGK.cpp:840 in fCollisionBGK] | AVX | 100% | 2,05 | 2 |



Части векторного цикла

Ad Where should I add vectorization and/or threading parallelism? ☰

Summary Survey Report Refinement Reports Annotation Report Suitability Report

Elapsed time: 8,52s Vectorized Not Vectorized FILTER: All Modules All Sources

| Function Call Sites and Loops | ⌚ | 💡 Vector Issues | Self Time | Total Time | Loop Type |
|---|-------------------------------------|------------------------|-----------|------------|-------------------|
| ↳ [loop at fractal.cpp:179 in <lambda1>::op ... | ⌚ | 💡 4 High vector ... | 0,013s | 12,020s | Collapse |
| ↳ [loop at fractal.cpp:179 in <lambda1>::o ... | <input checked="" type="checkbox"/> | 💡 4 Serialized use ... | 0,013s | 11,281s | Vectorized (Body) |
| ↳ [loop at fractal.cpp:179 in <lambda1>::o ... | <input checked="" type="checkbox"/> | 💡 2 Data type co ... | 0,000s | 0,163s | Peeled |
| ↳ [loop at fractal.cpp:179 in <lambda1>::o ... | <input checked="" type="checkbox"/> | 💡 2 Data type co ... | 0,000s | 0,576s | Remainder |
| ↳ [loop at fractal.cpp:177 in <lambda1>::oper ... | <input type="checkbox"/> | 💡 2 Data type co ... | 0,010s | 12,030s | Scalar |

Число итераций

« Ad Where should I add vectorization and/or threading parallelism? »

Summary Survey Report Refinement Reports Annotation Report Suitability Report

Program time: 12.82s Vectorized Not Vectorized FILTER: All Modules

| Function Call Sites and Loops | Self Time▼ | Total Time | Trip Counts | | | |
|---------------------------------------|------------|------------|-------------|---------|---------|------------|
| | | | Median | Min | Max | Call Count |
| loop at Multiply.c:53 in matvec] | 11.898s | 11.898s | | | | |
| i> loop at Multiply.c:53 in matvec] | 11.851s | 11.851s | | | | |
| i> [loop at Multiply.c:53 in matvec] | 0.047s | 0.047s | | | | |
| i> [loop at Multiply.c:53 in matvec] | 0.413s | 0.413s | | | | |
| + v [loop at Multiply.c:45 in matvec] | 0.109s | 12.373s | 1 | | | |
| i> [loop at Driver.c:146 in main] | 0.016s | 12.483s | 1 | 1000000 | 1000000 | 1 |

Число
вызовов

Число
итераций

1. Диагностика SIMD

| Function Call Sites and Loops | Self Time | Total Time | Loop Type | Compiler Vectorization |
|--|-----------|------------|-------------------|--|
| [[loop in runForAllLambdaLoops]] | 0.094s | 0.094s | Scalar | vector dependence prevents vectorization |
| [[loop in runForAllLambdaLoops]] | 0.340s | 3.744s | Scalar | inner loop was already vectorized |
| [[loop in vlib::ComplexBase<double, struct C_double_complex>::...]] | 0.031s | 0.031s | Vectorized (Body) | Vectorized SSE/ SSE2 loop processing Float32/ Float64 data type(s) having Divisions/ Square Roots operations Pealed loop; loop stats were reordered |
| [[loop in std::basic_string<char, struct std::char_traits<char>, class std::alloc...]] | 0.000s | 544.0... | Scalar | nonstandard loop is not a vectorizable loop |
| [[loop in std::basic_string<char, struct std::char_traits<char>, class std::alloc...]] | 0.000s | 544.0... | Scalar | nonstandard loop is not a vectorizable loop |
| [[loop in std::num_put<char, class std::ostreambuf_iterator<char, struct st...]] | 0.000s | 0.234s | Scalar | nonstandard loop is not a vectorizable loop |

2. Рекомендации

⚠ 2 Issue: Peeled/Remainder loop(s) present

8 All or some source loop iterations are not executing in the kernel loop. Improve performance by moving source loop iterations from peeled/remainder loops to the kernel loop. Read more at [Vector Essentials: Utilizing Full Vectors...](#)

Recommendation: Align memory access

Projected maximum performance gain: High

Projection confidence: Medium

The compiler created a peeled loop because one of the memory accesses in the source loop does not start at a data boundary. Align the memory access and tell the compiler your memory access is aligned. This example aligns memory using a 32-byte boundary:

```
float *array;
array = (float *)_mm_malloc(ARRAY_SIZE*sizeof(float), 32);

// Somewhere else
assume_aligned(array, 32);
// Use array in loop
```

Рекомендации

Elapsed time: 8,81s Vectorized Not Vectorized ⚡ FILTER: All Modules ▾ All Sources ▾

| Function Call Sites and Loops | | | | | | | Vectorized Loops | | |
|--|-------------------|-----------|------------|-----------|-----------------------|----------|------------------|------------|--|
| | Vector Issues | Self Time | Total Time | Loop Type | Why No Vectorization? | Vecto... | Estim... | Vector Len | |
| loop at market.cpp:476 in tb... | Scalar | 0,000s | 11,460s | Scalar | | | | | |
| loop at arena.cpp:88 in tbb::tbb::... | Scalar | 0,000s | 11,460s | Scalar | | | | | |
| loop at fractal.cpp:179 in <lambda1>::op ... | 5 Ineffective ... | 0,000s | 2,022s | Collapse | Collapse | | | | |
| loop at fractal.cpp:179 in <lambda1>::o ... | Data type co ... | 0,000s | 2,022s | Remainder | | | | | |

Найдены “Vector Issues”

Top Down Source Loop Assembly Assistance Recommendations Compiler Diagnostic Details

Issue: Ineffective peeled/remainder loop(s) present

All or some [source loop](#) iterations are not executing in the [loop body](#). Improve performance by moving source loop iterations from [peeled/remainder](#) loops to the loop body.

Disable unrolling

The [trip count](#) after loop unrolling is too small compared to the [vector length](#). To fix: Prevent loop [unrolling](#) or decrease the unroll factor using a [directive](#).

| ICL/ICC/ICPC Directive | IFORT Directive |
|------------------------|-----------------|
| #pragma nounroll | !DIR\$ NOUNROLL |
| #pragma unroll | !DIR\$ UNROLL |

Read More:

- [User and Reference Guide for the Intel C++ Compiler 15.0 > Compiler Reference > Pragmas > Intel-specific Pragma Reference > unroll/nounroll.](#)

Рекомендации

Elapsed time: 8,81s Vectorized Not Vectorized FILTER: All Modules All Sources

| Function Call Sites and Loops | Vector Issues | Self Time | Total Time | Loop Type | Why No Vectorization? | Vectorized Loops |
|--|-------------------|-----------|------------|-----------|-----------------------|------------------------------|
| | | | | | | Vecto... Estim... Vector Len |
| loop at market.cpp:476 in tb | Scalar | 0,000s | 11,460s | Scalar | | |
| loop at arena.cpp:88 in tbb::tbb:: | Scalar | 0,000s | 11,460s | Scalar | | |
| loop at fractal.cpp:179 in <lambda1>::op ... | 5 Ineffective ... | 0,000s | 2,022s | Collapse | Collapse | |
| loop at fractal.cpp:179 in <lambda1>::o ... | Data type co ... | 0,000s | 2,022s | Remainder | | |

Top Down Source Loop Assembly Assistance Recommendations Compiler Diagnostic Details

Найдены “Vector Issues”

Issue: Ineffective peeled/remainder loop(s) present

All or some source loop iterations are not executing in the loop body. Improve performance by moving source loop iterations from peeled/remainder loops to the loop body.

Disable unrolling

The trip count after loop unrolling is too small compared to the factor using a directive.

| | |
|-------------------------------|------------------------|
| ICL/ICC/ICPC Directive | IFORT Directive |
| #pragma nounroll | !DIR\$ NOUNROLL |
| #pragma unroll | !DIR\$ UNROLL |

Подробное описание типичных проблем

Read More:

- [User and Reference Guide for the Intel C++ Compiler 15.0 > Compiler Reference > Pragmas > Intel-specific Pragma Reference > unroll/nounroll.](#)

Рекомендации

[Top Down](#)[Source](#)[Loop Assembly](#)[Assistance](#)[Recommendations](#)[Compiler Diagnostic Details](#)

2

Issue: Serialized user function call(s) present

User-defined functions in the [loop body](#) are not vectorized.



2

Enable inline expansion

Inlining of user-defined functions is disabled by compiler option. To fix: When using the `Ob` or `inline-level` compiler option to control inline expansion, replace the `0` argument with the `1` argument to enable inlining when an `inline` keyword or attribute is specified or the `2` argument to enable inlining of any function at compiler discretion.

| Windows* OS | | Linux* OS | |
|--|--------------------------------------|--|--|
| ICL Option | IFORT Option | ICC/ICPC Option | IFORT Option |
| <code>/Ob1</code> or <code>/Ob2</code> | <code>Ob1</code> or <code>Ob2</code> | <code>-inline-level=1</code> or <code>-inline-level=2</code> | <code>-inline-level=1</code> or <code>-inline-level=2</code> |

[Read More:](#)

Рекомендации

Top Down | Source | Loop Assembly | Assistance | **Recommendations** | Compiler Diagnostic Details

Issue: Serialized user function call(s) present
User-defined functions in the [loop body](#) are not vectorized.

Enable inline expansion

Inlining of user-defined functions is disabled by compiler option. To fix: When using the `Ob` or `inline-level` compiler option to control inline expansion, replace the `0` argument with the `1` argument to enable inlining when an `inline` keyword or attribute is specified or the `2` argument to enable inlining of any function at compiler discretion.

| Windows* OS | Linux* OS |
|--|--------------------------------------|
| ICL Option | IFORT Option |
| <code>/Ob1</code> or <code>/Ob2</code> | <code>Ob1</code> or <code>Ob2</code> |

[Read More:](#)

Source | Top Down | Loop Assembly | **Recommendations** | Compiler Diagnostic Details

Issue: Inefficient memory access patterns present

There is a high percentage of memory instructions with irregular (variable or random) stride accesses. Improve performance by investigating and fixing these patterns.

Recommendation: Use SoA instead of AoS

An array is the most common type of data structure containing a contiguous collection of data items that can be accessed by an ordinal index. There are two main ways to organize arrays: as an array of structures (AoS) or as a structure of arrays (SoA). While AoS organization is excellent for encapsulation, it can hinder effective vector processing. SoA organization, where each element of an array is stored contiguously, is more suitable for SIMD operations. Consider using SoA instead of AoS.

[Read More:](#)

1. Диагностика SIMD циклов

| Function Call Sites and Loops | Self Time | Total Time | Loop Type | Compiler Vectorization |
|---|-----------|------------|-------------------|---|
| [[loop in runForall,lambdaLoop]] | 0.094s | 0.094s | Scalar | vector dependence prevents vectorization |
| [[loop in runForall,lambdaLoop]] | 0.346s | 3.744s | Scalar | inner loop was already vectorized |
| [[loop in vlib::Complex<char,double,struct C_double_complex>,<...>]] | 0.031s | 0.031s | Vectorized (Body) | |
| Vectorized SSE/SSE2 loop processing Float32/Float64 data type(s) having Divisions/Square Roots operations | | | | |
| Pealed loop; loop stats were reordered | | | | |
| [[loop in std::basic_string<char,struct std::char_traits<char>,class std::alloc...]] | 0.000s | 544.0... | Scalar | nonstandard loop is not a vectorizable loop |
| [[loop in std::basic_string<char,struct std::char_traits<char>,class std::alloc...]] | 0.000s | 544.0... | Scalar | nonstandard loop is not a vectorizable loop |
| [[loop in std::num_put<char,class std::ostreambuf_iterator<char,struct st...]] | 0.000s | 0.234s | Scalar | nonstandard loop is not a vectorizable loop |

2. Рекомендации

⚠ 2 Issue_Peeled/Remainder loop(s) present

All or some source loop iterations are not executing in the kernel loop. Improve performance by moving source loop iterations from peeled/remainder loops to the kernel loop. Read more at [Vector Essentials: Utilizing Full Vectors](#).

ⓘ Recommendation: Align memory access

Projected maximum performance gain: High

Projection confidence: Medium

The compiler created a peeled loop because one of the memory accesses in the source loop does not start at a data boundary. Align the memory access and tell the compiler your memory access is aligned. This example aligns memory using a 32-byte boundary:

```
float *array;
array = (float *)_mm_malloc(ARRAY_SIZE*sizeof(float), 32);

// Somewhere else
assume_aligned(array, 32);
// Use array in loop
```

3. Анализ зависимостей

Problems and Messages

| ID | Type | Site Name | Sources | Modules | State |
|----|------------------------------|-----------|---------------------|---------|-----------------|
| P1 | Parallel site information | site2 | dqtest2.cpp | dqtest2 | ✓ Not a problem |
| P2 | Read after write dependency | site2 | dqtest2.cpp | dqtest2 | ✗ New |
| P3 | Read after write dependency | site2 | dqtest2.cpp | dqtest2 | ✗ New |
| P4 | Write after write dependency | site2 | dqtest2.cpp | dqtest2 | ✗ New |
| P5 | Write after write dependency | site2 | dqtest2.cpp | dqtest2 | ✗ New |
| P6 | Write after read dependency | site2 | dqtest2.cpp | dqtest2 | ✗ New |
| P7 | Write after read dependency | site2 | dqtest2.cpp; idle.h | dqtest2 | ✗ New |

Зависимости по данным

```
DO I = 1, N  
    A(I) = A(I-1) * B(I)  
ENDDO
```

```
void scale(int *a, int *b)  
{  
    for (int i = 0; i < 1000; i++)  
        b[i] = z * a[i];  
}
```

Issue: Assumed dependency present

The compiler assumed there is an anti-dependency (Write after read – WAR) or true dependency (Read after write – RAW) in the loop. Improve performance by investigating the assumption and handling accordingly.

Enable vectorization

Potential performance gain: Information not available until Beta Update release

Confidence this recommendation applies to your code: Information not available until Beta Update release

The Correctness analysis shows there is no real dependency in the loop for the given workload. Tell the compiler it is safe to vectorize using the `restrict` keyword or a [directive](#).

| ICL/ICC/ICPC Directive | IFORT Directive | Outcome |
|--|--|--|
| <code>#pragma simd</code> or <code>#pragma omp simd</code> | <code>!DIR\$ SIMD</code> or <code>!\$OMP SIMD</code> | Ignores all dependencies in the loop |
| <code>#pragma ivdep</code> | <code>!DIR\$ IVDEP</code> | Ignores only vector dependencies (which is safest) |

[Read More:](#)

Анализ зависимостей

« Ad Where should I add vectorization and/or threading parallelism? » Intel Advisor XE 2016

Summary Survey Report Refinement Reports Annotation Report Suitability Report

Program time: 12.82s Vectorized Not Vectorized FILTER: All Modules All Sources

| Function Call Sites and Loops | Self Time | Total Time | Trip Counts | Compiler Vectorization | |
|--|-----------|------------|-------------|--------------------------|--|
| | | | | Loop Type | Why No Vectorization? |
| i> V [loop at Multiply.c:53 in matvec] | 0.047s | 0.047s | 3 | Vectorized (Body) | |
| i> [loop at Multiply.c:53 in matvec] | 0.413s | 0.413s | 101 | Scalar | |
| □ V [loop at Multiply.c:45 in matvec] | 0.109s | 12.373s | 1 | Collapse | Collapse |
| i> V [loop at Multiply.c:45 in matvec] | 0.078s | 11.930s | 12 | Vectorized (Body) | |
| i> [loop at Multiply.c:45 in matvec] | 0.031s | 0.444s | 2 | Remainder | |
| □ [loop at Driver.c:146 in main] | 0.016s | 12.483s | 1 1000000 | Scalar | vector dependence prevents vectoriza ... |

2.1 Check Correctness

Identify and explore loop-carried dependencies for marked loops. Fix the reported problems.



Command Line

Проверка на реальные
зависимости

Компилятор подозревает
зависимости

Реально существующие зависимости

Memory Access Patterns Report | Correctness Report

Problems and Messages

| ID | Type | Site Name | Sources | Modules | State |
|----|------------------------------|-------------|--------------------|------------|-----------------|
| P1 | Parallel site information | loop_site_6 | main.cpp | test_1.exe | ✓ Not a problem |
| P3 | Read after write dependency | loop_site_6 | crtexe.c; main.cpp | test_1.exe | ✗ New |
| P4 | Write after write dependency | loop_site_6 | crtexe.c; main.cpp | test_1.exe | ✗ New |
| P5 | Write after read dependency | loop_site_6 | crtexe.c; main.cpp | test_1.exe | ✗ New |

Write after read dependency: Code Locations

| ID | Description | Source | Function | Module | State |
|-----|-------------|-------------|----------|------------|-------|
| X17 | Read | main.cpp:22 | main | test_1.exe | ✗ New |
| | 20 | k += a[9]; | | | |
| | 21 | k *= a[8]; | | | |
| | 22 | k -= a[7]; | | | |
| | 23 | k += a[6]; | | | |
| | 24 | k *= a[5]; | | | |
| X18 | Read | main.cpp:23 | main | test_1.exe | ✗ New |
| | 21 | k *= a[8]; | | | |
| | 22 | k -= a[7]; | | | |
| | 23 | k += a[6]; | | | |

1. Диагностика SIMD циклов

| Function Call Sites and Loops | Self Time | Total Time | Loop Type | Compiler Vectorization |
|--|-----------|------------|-------------------|---|
| [[loop in runForall,lambdaLoops]] | 0.094s | 0.094s | Scalar | vector dependence prevents vector... |
| [[loop in runForall,lambdaLoops]] | 0.346s | 3.744s | Scalar | inner loop was already vectorized |
| [[loop in v16; Complex due double,struct C_double complexx...]] | 0.031s | 0.031s | Vectorized (Body) | Vectorized SSE/SSE2 loop processing Float32/Float64 data type(s) having Divisions/Square Roots operations Pealed loop; loop stats were reordered |
| [[loop in std::basic_string<char,struct std::char_traits<char>,class std::alloc...]] | 0.000s | 544.0... | Scalar | nonstandard loop is not a vectoriz... |
| [[loop in std::basic_string<char,struct std::char_traits<char>,class std::alloc...]] | 0.000s | 544.0... | Scalar | nonstandard loop is not a vectoriz... |
| [[loop in std::num_put<char,class std::ostreambuf_iterator<char,struct st...]] | 0.000s | 0.234s | Scalar | nonstandard loop is not a vectoriza... |

3. Анализ зависимостей

| Problems and Messages | | | | |
|-----------------------|------------------------------|-----------|---------------------|---------|
| ID | Type | Site Name | Sources | Modules |
| P1 | Parallel site information | site2 | dqtest2.cpp | dqtest2 |
| P2 | Read after write dependency | site2 | dqtest2.cpp | dqtest2 |
| P3 | Read after write dependency | site2 | dqtest2.cpp | dqtest2 |
| P4 | Write after write dependency | site2 | dqtest2.cpp | dqtest2 |
| P5 | Write after write dependency | site2 | dqtest2.cpp | dqtest2 |
| P6 | Write after read dependency | site2 | dqtest2.cpp | dqtest2 |
| P7 | Write after read dependency | site2 | dqtest2.cpp; idle.h | dqtest2 |

2. Рекомендации

⚠ 2 Issue: Peeled/Remainder loop(s) present



8

All or some source loop iterations are not executing in the kernel loop. Improve performance by moving source loop iterations from peeled/remainder loops to the kernel loop. Read more at [Vector Essentials: Utilizing Full Vectors](#).

Recommendation: Align memory access

Projected maximum performance gain: High

Projection confidence: Medium

The compiler created a peeled loop because one of the memory accesses in the source loop does not start at a data boundary. Align the memory access and tell the compiler your memory access is aligned. This example aligns memory using a 32-byte boundary:

```
float *array;  
array = (float *)_mm_malloc(ARRAY_SIZE*sizeof(float), 32);  
  
// Somewhere else  
assume_aligned(array, 32);  
// Use array in loop
```

4. Анализ доступов к памяти

| Site Name | Site Function | Site Info | Loop-Carried Dependencies | Strides Distribution | Access Pattern |
|------------------------|---------------|---|---------------------------|--------------------------|--------------------------|
| loop_site_203 | runRawLoops | runCRawLoops.cxx1063 | RAW:1 | No information available | No information available |
| loop_site_139 | runRawLoops | runCRawLoops.cxx622 | No information available | 39% / 36% / 25% | Mixed strides |
| loop_site_160 | runRawLoops | runCRawLoops.cxx925 | No information available | 100% / 0% / 0% | All unit strides |
| Memory Access Patterns | | Correctness Report | | | |
| ID | Stride ▾ | 0; 0; 1 | Type | Source | Modules |
| P22 | 0; 0; 1 | | Unit stride | runCRawLoops.cxx637 | lcals.exe |
| | 635 | j2 = (j2 + 64-1) ; | | | |
| | 636 | p[1p][0] += v[12+32]; | | | |
| | 637 | p[1p][1] += e[j2+32]; | | | |
| | 638 | j2 += e[12+32]; | | | |
| | 639 | j2 += f[j2+32]; | | | |
| P23 | 0; 0 | | Unit stride | runCRawLoops.cxx638 | lcals.exe |
| | 626 | i1 = -1575; -63; -26; -25; -1; 0; 25; 26; 63; 2164801 | Variable stride | runCRawLoops.cxx628 | lcals.exe |
| | 627 | j1 = 64-1; | | | |
| | 628 | p[1p][2] += b[j1][11]; | | | |

Шаблоны доступа к памяти

Unit-Stride access

```
for (i=0; i<N; i++)  
    A[i] = C[i]*D[i]
```



Шаблоны доступа к памяти

Unit-Stride access

```
for (i=0; i<N; i++)  
    A[i] = C[i]*D[i]
```



Constant stride access

```
for (i=0; i<N; i++)  
    point[i].x = x[i]
```



Шаблоны доступа к памяти

Unit-Stride access

```
for (i=0; i<N; i++)
    A[i] = C[i]*D[i]
```




Constant stride access

```
for (i=0; i<N; i++)
    point[i].x = x[i]
```



Variable stride access

```
for (i=0; i<N; i++)
    A[B[i]] = C[i]*D[i]
```



Анализ шаблонов доступа


Ad Where should I add vectorization and/or threading parallelism? ☰

Summary Survey Report Refinement Reports Annotation Report Suitability Report

Elapsed time: 8,52s Vectorized Not Vectorized FILTER: All Modules All Sources

| Function Call Sites and Loops | Vector Issues | Self Time | Total Time | Loop Type | Why No Vectorization? |
|--|---------------------|-----------|------------|-------------------|--------------------------|
| loop at fractal.cpp:179 in <lambda1>::op ... | 4 High vector ... | 0,013s | 12,020s | Collapse | Collapse |
| loop at fractal.cpp:179 in <lambda1>::o ... | 4 Serialized use... | 0,013s | 11,281s | Vectorized (Body) | |
| loop at fractal.cpp:179 in <lambda1>::o ... | | | | | |
| loop at fractal.cpp:179 in <lambda1>::o ... | | | | | |
| loop at fractal.cpp:177 in <lambda1>::oper ... | | | | | |

Выделяем интересующие нас циклы



Запускаем анализ шаблонов доступа

Шаблоны доступа

Unit/Constant/Variable

| Site Name | Site Function | Site Info | Loop-Carried Dependencies | Strides Distribution | Access Pattern |
|---------------|----------------------|----------------------|---------------------------|----------------------|----------------|
| loop_site_133 | grid_intersect | grid.cpp:559 | No information available | 23% / 1% / 76% | Mixed strides |
| loop_site_131 | grid_intersect | grid.cpp:581 | No information available | 21% / 4% / 75% | Mixed strides |
| loop_site_145 | grid_intersect | grid.cpp:562 | No information available | 21% / 4% / 75% | Mixed strides |
| loop_site_135 | initialize_2D_buffer | find_hotspots.cpp:92 | No information available | 42% / 0% / 58% | Mixed strides |

| Memory Access Patterns Report | | Correctness Report | | | |
|---|----------------------|--------------------|-------------------|-------------------|-----------|
| ID | Stride | Type | Source | Modules | Alignment |
| + P17 | 8 | Constant stride | intersect.cpp:141 | find_hotspots.exe | |
| - P19 | 8 | Constant stride | intersect.cpp:141 | find_hotspots.exe | |
| <pre>139 140 intstruct->num++; 141 intstruct->list[intstruct->num].obj = obj; 142 intstruct->list[intstruct->num].t = t; 143 }</pre> | | | | | |
| + P1. | 0 | Unit stride | intersect.cpp:141 | find_hotspots.exe | |
| + P1. | 0 | Unit stride | | | |
| + P2. | -8; -2; 0; 1; 2; ... | Variable stride | intersect.cpp:142 | find_hotspots.exe | |
| + P2. | -8; -2; 0; 1; 2; ... | Variable stride | | | |
| + P21 | 4 | Constant stride | | | |

Constant stride, “Array of Structures”

Unit stride access

Variable or random access

Improving vectorization: data layout

Reminder from “Best practices for Vectorization” talk

Vectorization more efficient with unit strides

- Non-unit strides will generate gather/scatter
- Unit strides also better for data locality
- Compiler might refuse to vectorize

AoS vs SoA

- Layout your data as Structure of Arrays (SoA)

Traverse matrices in the right direction

- C/C++: `a[i] [:]`, Fortran: `a(:, i)`
- Loop interchange might help
 - Usually the compiler is smart enough to apply it
 - Check compiler optimization report

Array of Structures vs Structure of Arrays

```
// Array of Structures (AoS)
struct coordinate {
    float x, y, z;
} crd[N];
...
for (int i = 0; i < N; i++)
    ... = ... f(crd[i].x, crd[i].y, crd[i].z);
```




```
// Structure of Arrays (SoA)
struct coordinate {
    float x[N], y[N], z[N];
} crd;
...
for (int i = 0; i < N; i++)
    ... = ... f(crd.x[i], crd.y[i], crd.z[i]);
```





ROOFLINE PERFORMANCE MODEL

- TECHNOLOGY LANDSCAPE
- ROOFING A HOUSE



Available since Intel® Advisor 2017 Update 2

Accessible since Intel® Advisor 2017 Update 1 (experimental feature)

Acknowledgments/References

Roofline model proposed by Williams, Waterman, Patterson:


<http://www.eecs.berkeley.edu/~waterman/papers/roofline.pdf>

“Cache-aware Roofline model: Upgrading the loft” (Ilic, Pratas, Sousa, INESC-ID/IST, The Uni of Lisbon) <http://www.inesc-id.pt/ficheiros/publicacoes/9068.pdf>

At Intel:

Roman Belenov, Zakhar Matveev, Julia Fedorova
SSG product teams, Hugh Caffey,
in collaboration with **Philippe Thierry**

Roofline Automation in Intel Advisor 2017 Update 1-2




Optimization Notice

Copyright © 2015, Intel Corporation. All rights reserved.


*Other names and brands may be claimed as the property of others.



Roofline model: Am I bound by VPU/CPU or by Memory?




What makes loops
A, B, C different?



Am I bound by VPU/CPU or by Memory?

ROOFLINE ANALYSIS



Optimization Notice



Copyright © 2015, Intel Corporation. All rights reserved.

*Other names and brands may be claimed as the property of others.



Advisor “Cache-aware” Roofline

AI = #FLOP/#Byte



Optimization Notice

Copyright © 2015, Intel Corporation. All rights reserved.

*Other names and brands may be claimed as the property of others.



Cache-Aware vs. Classic Roofline

$$AI = \# \text{ FLOP} / \# \text{ BYTE}$$

AI_DRAM =




FLOP / # BYTES (CPU & Cache \Leftrightarrow DRAM)

- “DRAM traffic” (or MCDRAM-traffic-based)
- Variable for the same code/platform (varies with dataset size/trip count)
- Can be measured relative to different memory hierarchy levels – cache level, HBM, DRAM

AI_CARM =

FLOP / # BYTES (CPU \Leftrightarrow Memory Sub-system)

- “Algorithmic”, “Cumulative (L1+L2+LLC+DRAM)” traffic-based
- Invariant for the given code / platform combination
- Typically AI_CARM < AI_DRAM



Optimization Notice

Copyright © 2015, Intel Corporation. All rights reserved.

*Other names and brands may be claimed as the property of others.



Bytes and FLOP/S in Intel (a ka “vector”) Advisor

Intel Advisor: “Cache Aware” Roofline automation

- **#FLOP, seconds, Bytes and IP/RVA mapping** put altogether
- **Break-down** by application phases, loops and functions
- Give FLOP/s from NHM to KNL even if counters do not exist
- Measure L1 <-> Register traffic: what CPU demands from memory sub-system to make a computation
 - Cumulative traffic through L1/L2/LLC/DRAM/MCDRAM

Advisor Roofline: under the hood:


FLOP/S = #FLOP (AVX-512 mask aware) / #Seconds.

AI = #FLOP / #Bytes

Seconds

User-mode sampling

Root access not needed



FLOPs

Binary Instrumentation

Does not rely on CPU counters

Roofs

Microbenchmarks
Actual peak for the current configuration

Bytes

Binary Instrumentation

Counts operands size (not cachelines)

Mask Utilization and FLOPS profiler

- Long-waiting in HPC: accurate HW independent FLOPs measurement tool
- Not just count FLOPs. Has following additions:
 - (AVX-512 only) Mask-aware. Masked-Memory/Unmasked-Compute pattern aware
 - Unique capability to correlate FLOPs with performance data (obtained without instrumentation). Gives FLOPs/s.
- Lightweight instrumentation, PIN-based, benefits from “threadchecker tools” and more generally Advisor framework integration.


AVX-512 FLOPS and Mask profiler

Low mask population -> low performance (in spite of “high SIMD efficiency”)

| Function Call Sites and Loops | Vector Issues | Self Time | Type | FLOPS | | | Vector ISA | Efficiency | Instruction Set Analysis | | |
|---------------------------------------|-----------------------------|-----------|------------------------------|--------|--------|------------------|------------|------------|--------------------------|-----|--------------------------------|
| | | | | GFLOPS | AI | Mask Utilization | | | Gain Esti... | VL | Traits |
| + [loop in s2711 at loops90:f:16 ...] | | 0,010s | Vectorized (Remainder) | 0,800 | 0,1000 | 100% | AVX512 | ~56% | 3.98x | 16 | FMA |
| + [loop in s252 at loops90:f:1172] | 💡 2 Ineffective peeled/r... | 0,171s | Vectorized Versions | 1,684 | 0,0968 | 100% | AVX512 | ~41% | 13.05x | 16; | Blends; Divisions; Extracts; I |
| + [loop in s116 at loops90:f:257] | 💡 1 Ineffective peeled/r... | 0,100s | Vectorized (Body; Remainder) | 4,951 | 0,0833 | 88% | AVX512 | ~79% | 12.68x | 16 | Unpacks |
| + [loop in s174 at loops90:f:765] | 💡 1 Ineffective peeled/r... | 0,080s | Vectorized (Body; Remainder) | 1,251 | 0,0833 | 78% | AVX512 | ~41% | 13.05x | 16; | Unpacks |
| + [loop in s173 at loops90:f:7 ...] | 💡 1 Ineffective peeled .. | 0,090s | Vectorized (Body; Remainder) | 1,111 | 0,0833 | 78% | AVX512 | ~41% | 13.05x | 16; | Unpacks |
| + [loop in s152 at loops90:f:624] | 💡 1 Ineffective peeled/r... | 0,010s | Vectorized (Body; Remainder) | 10,001 | 0,0833 | 89% | AVX512 | ~37% | 11.70x | 16; | FMA |
| + [loop in s121 at loops90:f:324] | 💡 1 Ineffective peeled/r... | 0,020s | Vectorized (Body; Remainder) | 4,950 | 0,0833 | 88% | AVX512 | ~36% | 11.47x | 16; | Unpacks |
| + [loop in s151s at loops90:f:609] | 💡 1 Ineffective peeled/r... | 0,020s | Vectorized (Body; Remainder) | 4,950 | 0,0833 | 88% | AVX512 | ~36% | 11.47x | 16; | Unpacks |
| + [loop in s131 at loops90:f:521] | | 0,020s | Vectorized (Body) | 4,808 | 0,0833 | 100% | AVX512 | ~36% | 11.47x | 32 | |
| + [loop in s119 at loops90:f:302] | 💡 1 Ineffective peeled/r... | 0,040s | Vectorized (Body; Remainder) | 2,450 | 0,0833 | 88% | AVX512 | ~35% | 11.25x | 16; | Unpacks |
| + [loop | | | | 1,649 | 0,0833 | 89% | AVX512 | ~35% | 11.25x | 16; | Unpacks |
| + [loop | | | | 1,400 | 0,0833 | 88% | AVX512 | ~35% | 11.25x | 16; | Unpacks |
| + [loop | | | | 0,797 | 0,0833 | | AVX512 | ~22% | 3.55x | 16 | FMA |
| + [loop | | | | 0,840 | 0,0833 | 78% | AVX512 | ~19% | 1.97x | 16 | 2-Source Permut; Gather |

Lower Arithmetic Intensity ->
Lower FLOPS and Efficiencies

Getting FLOP/S in Advisor


| FLOP/S = #FLOP/Seconds | Seconds | #FLOP - Mask Utilization - #Bytes |
|---|---|---|
|  <p>Step 1: Survey</p> <ul style="list-style-type: none">- Non intrusive. <i>Representative</i>- Output: Seconds (+much more) |  | |
| <p>Step 2: Trip counts+FLOPS</p> <ul style="list-style-type: none">- Precise, instrumentation based- Physically count Num-Instructions- Output: #FLOP, #Bytes | |  |

Why Mask Utilization is Important?

100%

```
for(i = 0; i <= MAX; i++)  
    c[i] = a[i] + b[i];
```

#FLOP (MAX = 8): 8



Optimization Notice

Copyright © 2015, Intel Corporation. All rights reserved.

*Other names and brands may be claimed as the property of others.



Why Mask Utilization Important?

3 elements suppressed


Mask Utilization = 5/8

62.5%

#FLOP (MAX = 8): 5

```
for(i = 0; i <= MAX; i++)  
    if (cond(i))  
        c[i] = a[i] + b[i];
```

cond[i]



$$\begin{array}{r} a[i] \\ + \\ b[i] \\ \hline c[i] \end{array}$$

$$\begin{array}{r} a[i+6] \quad a[i+5] \quad a[i+4] \quad a[i+3] \quad a[i+2] \quad a[i+1] \quad a[i] \\ + \\ b[i+6] \quad b[i+5] \quad b[i+4] \quad b[i+3] \quad b[i+2] \quad b[i+1] \quad b[i] \\ \hline c[i+6] \quad c[i+5] \quad c[i+4] \quad c[i+3] \quad c[i+2] \quad c[i+1] \quad c[i] \end{array}$$

Optimization Notice

Copyright © 2015, Intel Corporation. All rights reserved.

*Other names and brands may be claimed as the property of others.



Advisor Memory Access Pattern (MAP): know your access pattern

Unit-Stride access

```
for (i=0; i<N; i++)
A[i] = C[i]*D[i]
```

Constant stride access

```
for (i=0; i<N; i++)
point[i].x = x[i]
```

Variable stride access

```
for (i=0; i<N; i++)
A[B[i]] = C[i]*D[i]
```

| Site Location | Loop-Carried Dependencies | Strides Distribution | Access Pattern | Site Name |
|---|--|----------------------|----------------|---|
| [loop in fPropagationSwap at lbpSUB.cpp:1247] | No information available | 33% / 5% / 62% | Mixed strides | loop_site_60 |
| Memory Access Patterns Report | | Dependencies Report | | |
| ID | Stride | Type | Source | Site Name |
| P1 | 3 | 16% / 84% / 0% | Mixed strides | |
| | 1246 #endif | | | 16%:percentage of memory instructions with unit stride or stride 0 accesses |
| | 1247 for (int m=1; m<=half; m++) { | | | Unit stride (stride 1) = Instruction accesses memory that consistently changes by one element from iteration to iteration |
| | 1248 nextx = fCppMod(i + lbf[3*m]) | | | Stride 0 = Instruction accesses the same memory from iteration to iteration |
| | 1249 nexty = fCppMod(j + lbf[3*m+1]) | | | |
| | 1250 nextz = fCppMod(k + lbf[3*m+2]) | | | |
| P11 | 0;1 | | | 84%: percentage of memory instructions with fixed or constant non-unit stride accesses |
| P12 | -289559;-274359;-14477;-13717;-13679;723;302519; | | | Constant stride (stride N) = Instruction accesses memory by N elements from iteration to iteration |
| | 1251 ilnext = (nextx * Ymax + nexty) | | | Example: for the double floating point type, stride 4 means the memory address accessed by this instruction increased by 32 bytes, (4*sizeof(double)) with each iteration |
| | 1252 #ifndef SWAP_OVERLAP | | | |
| | 1253 fSwapPair (lbf[il*lbsitelength + 1*lbsy]. | | | 0%: percentage of memory instructions with irregular (variable or random) stride accesses |
| | | | | Irregular stride = Instruction accesses memory addresses that change by an unpredictable number of elements from iteration to iteration |
| | | | | Typically observed for indirect indexed array accesses, for example, a[index[i]] |
| | | | | ■ - gather (irregular) accesses, detected for v(p)gather* instructions on AVX2 Instruction Set Architecture |

Optimization Notice


Copyright © 2015, Intel Corporation. All rights reserved.

*Other names and brands may be claimed as the property of others.




Advisor 2017: AVX-512 specific performance insights

- Native AVX-512 profiling on KNL
- Precise FLOPs and Mask Utilization profiler
- AVX-512 Advices and “Traits”
- And more..
 - Performance Summary for AVX-512 codes
 - AVX-512 Gather/Scatter Profiler
- No access to AVX-512 Hardware yet?
 - Explore AVX-512 code with –axcode flags and new Advisor Survey capability!



| GFLOPS | AI | Mask Utilization | Vector... | Efficiency | Gain Estim... | Instruction Set Analysis | |
|--------|--------|------------------|-----------|------------|---------------|--------------------------|--|
| | | | | | | VL (...) | Traits |
| 2,080 | 0,1243 | 100,0% | AVX512 | ~100% | 17,50x | 16; 8 | FMA; Mask Manipulations |
| 0,856 | 0,0809 | 91,7% | AVX512 | ~100% | 17,69x | 16; 8 | FMA; Mask Manipulations |
| 0,455 | 0,1398 | 89,6% | AVX512 | ~100% | 14,41x | 16; 8 | FMA; Mask Manipulations |
| 0,234 | 0,1472 | 100,0% | | | | | Appr. Reciprocals(AVX-512ER); Expon... |
| 0,148 | 0,1429 | | | | | | FMA |
| 0,095 | 0,0722 | 40,1% | | | | | FMA; Square Roots; Type Conversions |
| 0,091 | 0,0208 | | | | | | FMA |
| 0,074 | 0,1429 | | | | | | FMA |



Optimization Notice


Copyright © 2015, Intel Corporation. All rights reserved.

*Other names and brands may be claimed as the property of others.



Gather/Scatter Analysis

Advisor MAP detects gather “offset patterns”.



Screenshot of the Intel Advisor MAP tool's "Details View" window for a "Gather (irregular) access". The window displays the following information:

- Stride:** Shows two entries: [0] [0] int;ubyte and [0] [1] float64:int.
- Operand Type:** int;ubyte and float64:int.
- Details View:** Shows "Gather (irregular) access" with the following properties:
 - Operand Size (bits): 64
 - Operand Type: int*1
 - Instruction Width: 1
 - Memory access footprint: 8B
- Gather details:** Pattern #1: "Invariant"
 - Instruction gathers values from the same memory throughout the loop
 - Horizontal stride: 8
 - Vertical stride: N/A
 - Mask is constant
 - Mask: [00000101]
 - Mask is filled to 25.0%

| Pattern # | Pattern Name | Horizontal Stride Value | Vertical Stride Value | Example of Corresponding Fix(es) |
|-----------|--------------------------------|-------------------------|----------------------------------|--|
| 1 | Invariant | 0 | 0 | OpenMP uniform clause, <u>simd</u> pragma/directive, refactoring |
| 2 | Uniform (horizontal invariant) | 0 | Arbitrary | OpenMP uniform clause, <u>simd</u> pragma/directive |
| 3 | Vertical Invariant | Constant | 0 | OpenMP private clause, <u>simd</u> pragma/directive |
| 4 | Unit | 1 or -1 | Vertical Stride = Vector Length | OpenMP linear clause, <u>simd</u> pragma/directive |
| 5 | Constant | Constant = X | Constant = X*VectorLength | Subject for AoS -> SoA transformation |

Optimization Notice

Copyright © 2015, Intel Corporation. All rights reserved.

*Other names and brands may be claimed as the property of others.



